L2 multipliers with power weights
نویسندگان
چکیده
منابع مشابه
VLSI neural network with digital weights and analog multipliers
A VLSI feedforward neural network is presented that makes use of digital weights and analog multipliers. The network is trained in a chip-in-loop fashion with a host computer implementing the training algorithm. The chip uses a serial digital weight bus implemented by a long shift register to input the weights. The inputs and outputs of the network are provided directly at pins on the chip. The...
متن کاملLow Power SOI CMOS Multipliers
In this paper a new three-dimensional SOI on SOI technology is presented, then design methodologies are proposed for this technology and last, a comparison is carried out between 2D and 3D designs. Here, the P-channel devices are stacked over the N-channel ones. All gates are 0.1μm length. New design constraints are introduced. Consequently, new design methodologies and tools have to be develop...
متن کاملLow - Power Digit - Serial Multipliers
Digit-serial implementation styles are best suited for implementation of digital signal processing systems which require moderate sampling rates. Digit-serial multipliers obtained using traditional unfolding techniques cannot be pipelined beyond a certain level because of the presence of feedback loops. In this paper, an alternative approach for the design of digit-serial multipliers is present...
متن کاملApproximating power by weights
Determining the power distribution of the members of a shareholder meeting or a legislative committee is a well-known problem for many applications. In some cases it turns out that power is nearly proportional to relative voting weights, which is very beneficial for both theoretical considerations and practical computations with many members. We present quantitative approximation results with p...
متن کاملLow-power Array Multipliers with Transition-retaining Barriers
This paper presents a method for reducing the power dissipa-tion of array multipliers. It is based on the insertion of transition-retaining barriers (TRB) to decrease the propagation of the useless transitions in the array that only dissipate power and do not contribute to the calculation of the nal result. With three TRBs we can achieve a reduction in power dissipation of 30% in a 3232-bit arr...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Advances in Mathematics
سال: 1983
ISSN: 0001-8708
DOI: 10.1016/0001-8708(83)90072-5